A Monotonic Digitally Controlled Oscillator with Self- Calibration in 65nm CMOS Technology
نویسندگان
چکیده
This paper presents a self-calibration circuit to correct the non-monotonic response in the cascading digitally controlled oscillator (DCO). The proposed calibration circuit can solve the non-monotonic problem when the coarse-tuning control code is changed. The proposed DCO implemented with a standard performance 65nm CMOS process can output frequency ranges from 58.7 MHz to 481.6 MHz. And the total power consumption of the DCO with calibration circuit is 0.142 mW at 58.7 MHz and is 0.205mW at 481.6MHz. The proposed DCO with calibration circuit is easy to be implemented and thus is very suitable for ADPLL design in SoC applications.
منابع مشابه
25.2 A 2.2GHz -242dB-FOM 4.2mW ADC-PLL using digital sub-sampling architecture
This paper presents an all-digital phase-locked loop (PLL) using a voltage-domain digitization realized by an analog-to-digital converter (ADC). It consists of an 18b Class-C digitally-controlled oscillator (DCO), 4b comparator, digital loop filter (DLF), and frequency-locked loop (FLL). Implemented in 65nm CMOS technology, the proposed PLL reaches an in-band phase noise of -112dBc/Hz and an RM...
متن کاملOptimization of Digitally Controlled Oscillator with Low Power
Abstract: In this paper, CMOS digitally controlled oscillator (DCO) design is analyzed for 4-16 bits. The CMOS DCO is designed based on a ring oscillator. Simulations of the analyzed DCO using 250nm CMOS technology achieve controllable different frequency range with a wide linearity. A 4-bit digitally controlled CMOS oscillator (DCO) design is best by adjusting the width of p-MOS and n-MOS devi...
متن کاملA Monotonic Digitally Programmable Delay Element for Low Power VLSI Applications
Digitally programmable delay elements (DPDE) arerequired to be monotonic and low power. A lowpower digitally programmable delay element (DPDE) withmonotonic delay characteristics is proposed and a dynamiccurrent mirror together with a feedback technique enables acurrent-on-demand operation. The dynamic power is made proportional to the delay with a maximum of 25μW and static power is eliminated...
متن کاملA Frequency Synthesis of All Digital Phase Locked Loop
All Digital Phase locked loops (ADPLL) plays a major role in System on Chips (SoC). Many EDA tools are used to design such complicated ADPLLs. It operates on two modes such as frequency acquisition mode and phase acquisition mode. Frequency acquisition mode is faster compared to Phase acquisition, hence frequency synthesis is performed. The CMOS technology is used to design such a complex desig...
متن کاملA 2.4GHz to 3.86GHz digitally controlled oscillator with 18.5kHz frequency resolution using single PMOS varactor
A novel varactor using single PMOS is proposed. By utilizing the capacitance difference between saturation and linear region, the proposed varactor can improve frequency resolution of a LC-tank based digitally controlled oscillator without introducing extra fixed loading capacitance. A digitally controlled oscillator with the proposed varactor is designed using 0.13μm CMOS technology for verifi...
متن کامل